

RAM Mapping 48×16 LCD Controller for I/O MCU

PATENTED PAT No.: 099352

Technical Document

Application Note

Features

- Operating voltage: 2.7V~5.2V
- · Built-in RC oscillator
- External 32.768kHz crystal or 32kHz frequency source input
- 1/5 bias, 1/16 duty, frame frequency is 64Hz
- Max. 48×16 patterns, 16 commons, 48 segments
- Built-in internal resistor type bias generator
- · 3-wire serial interface
- · 8 kinds of time base or WDT selection
- · Time base or WDT overflow output

- · Built-in LCD display RAM
- · R/W address auto increment
- Two selection buzzer frequencies (2kHz or 4kHz)
- Power down command reduces power consumption
- · Software configuration feature
- Data mode and Command mode instructions
- · Three data accessing modes
- VLCD pin to adjust LCD operating voltage
- 100-pin QFP package

General Description

HT1626 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 768 patterns (48×16). It also supports serial interface, buzzer sound, Watchdog Timer or time base timer functions. The HT1626 is a memory mapping and multi-function LCD controller. The software configuration feature of the

HT1626 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1626. The HT162X series have many kinds of products that match various applications


Selection Table

HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.	_	√	√	_	√	V	√
Crystal Osc.	√	√	_	√	√	√	√


Rev. 1.60 1 November 9, 2010



Block Diagram




Pin Assignment





Pad Assignment



Chip size: $148 \times 123 \text{ (mil)}^2$

^{*} The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates Unit: μm

Pad No.	Х	Υ	Pad No.	Х	Υ
1	-1745.115	1195.533	41	729.836	-1455.425
2	-1745.115	1096.513	42	828.935	-1455.425
3	-1744.679	775.806	43	927.956	-1455.425
4	-1744.765	651.256	44	1027.055	-1455.425
5	-1751.917	505.882	45	1126.075	-1455.425
6	-1746.120	308.253	46	1225.175	-1455.425
7	-1746.120	19.855	47	1324.196	-1455.425
8	-1744.765	-131.999	48	1423.294	-1455.425
9	-1744.765	-317.380	49	1522.315	-1455.425
10	-1744.765	-416.479	50	1621.415	-1455.425
11	-1744.765	-601.860	51	1720.436	-1455.425
12	-1744.765	-700.959	52	1766.902	1453.104
13	-1744.765	-886.341	53	1667.883	1453.104
14	-1744.765	-985.440	54	1568.782	1453.104
15	-1744.765	-1170.821	55	1469.762	1453.104
16	-1744.765	-1269.919	56	1370.662	1453.104
17	-1744.765	-1455.300	57	1271.642	1453.104
18	-1548.505	-1455.425	58	1172.542	1453.104
19	-1449.484	-1455.425	59	1073.522	1453.104
20	-1350.385	-1455.425	60	974.422	1453.104
21	-1251.365	-1455.425	61	875.402	1453.104
22	-1152.266	-1455.425	62	776.302	1453.104
23	-1053.245	-1455.425	63	677.282	1453.104
24	-954.146	-1455.425	64	578.182	1453.104
25	-855.125	-1455.425	65	479.163	1453.104
26	-756.026	-1455.425	66	380.062	1453.104
27	-657.005	-1455.425	67	281.042	1453.104
28	-557.906	-1455.425	68	181.943	1453.104
29	-458.885	-1455.425	69	82.923	1453.104
30	-359.786	-1455.425	70	-16.177	1453.104
31	-260.764	-1455.425	71	-115.197	1453.104
32	-161.665	-1455.425	72	-214.298	1453.104
33	-62.645	-1455.425	73	-313.318	1453.104
34	36.454	-1455.425	74	-412.417	1453.104
35	135.475	-1455.425	75	-511.438	1453.104
36	234.574	-1455.425	76	-610.536	1453.104
37	333.596	-1455.425	77	-709.557	1453.104
38	432.695	-1455.425	78	-808.656	1453.104
39	531.716	-1455.425	79	-977.680	1453.104
40	630.815	-1455.425	80	-1207.287	1453.629



Pad Description

Pad No.	Pad Name	I/O	Description
1	osci	ı	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
2	osco	0	
3	VDD	_	Positive power supply
4	VLCD	ı	LCD operating voltage input pad.
5	ĪRQ	0	Time base or Watchdog Timer overflow flag, NMOS open drain output
6, 7	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
8~11	T1~T4	I	Not connected
12~27	COM0~COM15	0	LCD common outputs
28~75	SEG0~SEG47	0	LCD segment outputs
76	CS	I	Chip selection input with pull-high resistor. When the $\overline{\text{CS}}$ is logic high, the data and command read from or write to the HT1626 are disabled. The serial interface circuit is also reset. But if the $\overline{\text{CS}}$ is at logic low level and is input to the $\overline{\text{CS}}$ pad, the data and command transmission between the host controller and the HT1626 are all enabled.
77	RD	I	READ clock input with pull-high resistor. Data in the RAM of the HT1626 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
78	WR	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1626 on the rising edge of the WR signal.
79	DATA	I/O	Serial data input or output with pull-high resistor
80	VSS		Negative power supply, ground

Absolute Maximum Ratings

Supply Voltage	0.3V to 5.5V	Storage Temperature	50°C to 125°C
Input VoltageV _{SS} -0.3	3V to V _{DD} +0.3V	Operating Temperature	25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.





D.C. Characteristics

Ta=25°C

0			Test Conditions	Min	т		11!4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage	_	_	2.7	_	5.2	V
	On anoting Ourse at	3V	No load or LCD ON	_	155	310	μΑ
I _{DD1}	Operating Current	5V	On-chip RC oscillator	_	260	420	μΑ
	On anating Ourse at	3V	No load or LCD ON	_	150	310	μΑ
I _{DD2}	Operating Current	5V	Crystal oscillator	_	250	420	μΑ
L Occupios C		3V	No load or LCD OFF		8	30	μΑ
I _{DD11}	Operating Current	5V	On-chip RC oscillator		20	60	μΑ
		3V	No load or LCD OFF	_	_	20	μΑ
I _{DD22}	Operating Current		Crystal oscillator	_	_	35	μΑ
l Charatter C		3V	No load Dawar dawa mada	_	1	12	μΑ
I _{STB}	Standby Current	5V	No load, Power down mode	_	2	24	μΑ
V		3V	DATA, WR, CS, RD	0	_	0.6	V
V_{IL}	Input Low Voltage 5		DATA, WK, C5, KD	0	_	1.0	V
V _{IH}	Input High Voltage	3V	DATA, WR, CS, RD	2.4	_	3.0	V
		5V		4.0	_	5.0	V
1	BZ, BZ, IRQ	3V	V _{OL} =0.3V	0.9	1.8	_	mA
I _{OL1}		5V	V _{OL} =0.5V	1.7	3.0	_	mA
la	BZ, BZ		V _{OH} =2.7V	-0.9	-1.8	_	mA
I _{OH1}	DZ, DZ	5V	V _{OH} =4.5V	-1.7	-3.0	_	mA
la. a	DL2 DATA		V _{OL} =0.3V	0.9	1.8	_	mA
IOL2			V _{OL} =0.5V	1.7	3.0	_	mA
laura	DATA	3V	V _{OH} =2.7V	-0.9	-1.8		mA
I _{OH2}	DATA	5V	V _{OH} =4.5V	-1.7	-3.0	_	mA
la. a	LCD Common Sink Current	3V	V _{OL} =0.3V	80	160	_	μΑ
I _{OL3}	LCD Common Sink Current	5V	V _{OL} =0.5V	180	360	_	μΑ
laura	LCD Common Source Current	3V	V _{OH} =2.7V	-40	-80	_	μΑ
I _{OH3}	LCD Common Source Current	5V	V _{OH} =4.5V	-90	-180	_	μΑ
la	LCD Sogmont Sink Commont	3V	V _{OL} =0.3V	50	100	_	μΑ
I _{OL4}	LCD Segment Sink Current	5V	V _{OL} =0.5V	120	240		μΑ
1	LCD Comment Course Current	3V	V _{OH} =2.7V	-30	-60	_	μΑ
I _{OH4}	LCD Segment Source Current	5V	V _{OH} =4.5V	-70	-140	_	μΑ
D.	Dull high Dociets	3V	DATA, WR, CS, RD	100	200	300	kΩ
R _{PH}	Pull-high Resistor	5V	DATA, WK, CS, KD	50	100	150	kΩ



A.C. Characteristics


Ta=25°C


Cumbal	Dominio		Test Conditions	Min	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.			
f _{SYS1}	System Clock	5V	On-chip RC oscillator	24	32	40	kHz
f _{SYS2}	System Clock	_	External clock source	_	32	_	kHz
f _{LCD1}	LCD Frame Frequency	5V	On-chip RC oscillator	48	64	80	Hz
f_{LCD2}	LCD Frame Frequency	_	External clock source	_	64	_	Hz
t _{COM}	LCD Common Period	_	n: Number of COM	_	n/f _{LCD}	_	sec
£	Out of Data Oback (MD Dia)	3V	D. (4	_	150	kHz
f _{CLK1}	Serial Data Clock (WR Pin)	5V	Duty cycle 50%	4	_	300	kHz
		3V	5	_	_	75	kHz
f _{CLK2}	Serial Data Clock (RD Pin)	5V	Duty cycle 50%		_	150	kHz
t _{CS}	Serial Interface Reset Pulse Width (Figure 3)	_	cs	500	600	_	ns
,	WR, RD Input Pulse Width (Figure 1)	0) /	Write mode	3.34	_	125	μ\$
		3V	Read mode	6.67	_	_	
t _{CLK}		5) (Write mode	1.67	_	125	
		5V	Read mode	3.34	_	_	μS
t _r , t _f	Rise or Fall Time Serial Data Clock Width (Figure 1)	_	_	_	120	160	ns
t _{su}	Setup Time for DATA to WR, RD Clock Width (Figure 2)	_	_	60	120	_	ns
t _{su1}	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width (Figure 3)	_	_	500	600	_	ns
t _h	Hold Time for DATA to WR, RD Clock Width (Figure 2)	_	_	500	600	_	ns
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width (Figure 3)	_	_	50	100	_	ns
	Tone Frequency (2kHz)	5V		1.5	2.0	2.5	kHz
f _{TONE}	Tone Frequency (4kHz)		On-chip RC oscillator	3.0	4.0	5.0	kHz
t _{OFF}	V _{DD} OFF Times (Figure 4)	_	VDD drop down to 0V	20	_	_	ms
t _{SR}	V _{DD} Rising Slew Rate (Figure 4)	_	_	0.05	_	_	V/ms
t _{RSTD}	Delay Time after Reset (Figure 4)		_	1	_	_	ms


Note: 1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.

^{2.} If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.












Figure 4. Power-on Reset Timing

Functional Description

Display Memory - RAM Structure

The static display RAM is organized into 192×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MOD-

IFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

Time Base and Watchdog Timer - WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and \overline{IRQ} EN/DIS are independent from each other. Once the WDT time-out occurs, the \overline{IRQ} pin will remain at logic low level until the CLR WDT or the \overline{IRQ} DIS command is issued.


If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

Buzzer Tone Output

A simple tone generator is implemented in the HT1626. The tone generator can output a pair of differential driving signals on the BZ and $\overline{\text{BZ}}$ which are used to generate a single tone.


Command Format

The HT1626 can be configured by the software setting. There are two mode commands to configure the HT1626 resource and to transfer the LCD display data.



RAM Mapping





Timer and WDT Configurations

The following are the data mode ID and the command mode ID:


Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1", and the previous operation mode will be reset also. The \overline{CS} pin returns to "0", a new operation mode ID should be issued first.

Name	Command Code	Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz

Timing Diagrams

READ Mode (Command Code: 110)







WRITE Mode (Command Code: 101) WR 0 1 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 X 1 0 1 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) WRITE Mode (Successive Address Writing) CS WR 1 0 1 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) READ-MODIFY-WRITE Mode (Command Code: 101) $\overline{\text{CS}}$ WR **flflf** $\overline{\mathsf{RD}}$ 1 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 Memory Address 1 (MA1) Data (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) READ-MODIFY-WRITE Mode (Successive Address Accessing) cs WR RD 1 0 1 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA

Data (MA)

Data (MA)

Data (MA+1)


Data (MA+1)

Data (MA+2)


Memory Address (MA)



Command Mode (Command Code: 100)




Mode (Data And Command Mode)



Rev. 1.60 11 November 9, 2010



Application Circuits



Note: The connection of $\overline{\text{IRQ}}$ and $\overline{\text{RD}}$ pin can be selected depending on the requirement of the MCU.

The volatage applied to V_{LCD} pin must be equal to or lower than V_{DD} .

Adjust VR to fit LCD display, at V_{DD}=5V, V_{LCD}=4V, VR=15k $\Omega\pm20\%$.

Adjust R (external pull-high resistance) to fit user's time base clock.


Instruction Set Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A7A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A7A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A7A6A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD display	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	С	Clear the contents of the WDT stage	
RC 32K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes

Yes

Yes





С

С

С

С

С

The WDT time-out flag after: 1/4s Time base clock output: 32Hz

The WDT time-out flag after: 1/8s Time base clock output: 64Hz

The WDT time-out flag after: 1/16s Time base clock output: 128Hz

The WDT time-out flag after: 1/32s

Test mode, user don't use.

Normal mode

Note: X: Don't care

F16

F32

F64

F128

TEST

NORMAL

A7~A0: RAM address D3~D0: RAM data

D/C: Data/Command mode Def.: Power on reset default

100 101X-0100-X

100 101X-0110-X

100 1110-0000-X

100 1110-0011-X

101X-0101-X

101X-0111-X

100


100

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1626 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1626.



Package Information

100-pin QFP (14mm×20mm) Outline Dimensions



Symbol	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
Α	0.728	_	0.756			
В	0.547	_	0.555			
С	0.965	_	0.992			
D	0.783	_	0.791			
Е	_	0.026	_			
F	_	0.012	_			
G	0.098	_	0.122			
Н	_	_	0.134			
I	_	0.004	_			
J	0.039	_	0.055			
К	0.004	_	0.008			
α	0°	_	7°			

Complete	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
Α	18.50	_	19.20			
В	13.90	_	14.10			
С	24.50	_	25.20			
D	19.90	_	20.10			
E	_	0.65	_			
F	_	0.30	_			
G	2.50	_	3.10			
Н	_	_	3.40			
I	_	0.1	_			
J	1.00	_	1.40			
K	0.10	_	0.20			
α	0°	_	7°			

Rev. 1.60 14 November 9, 2010



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2010 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.60 November 9, 2010